The e Hardware Verification Language

The e Hardware Verification Language
Author :
Publisher : Springer Science & Business Media
Total Pages : 349
Release :
ISBN-10 : 9781402080241
ISBN-13 : 1402080247
Rating : 4/5 (41 Downloads)

Book Synopsis The e Hardware Verification Language by : Sasan Iman

Download or read book The e Hardware Verification Language written by Sasan Iman and published by Springer Science & Business Media. This book was released on 2007-05-08 with total page 349 pages. Available in PDF, EPUB and Kindle. Book excerpt: I am glad to see this new book on the e language and on verification. I am especially glad to see a description of the e Reuse Methodology (eRM). The main goal of verification is, after all, finding more bugs quicker using given resources, and verification reuse (module-to-system, old-system-to-new-system etc. ) is a key enabling component. This book offers a fresh approach in teaching the e hardware verification language within the context of coverage driven verification methodology. I hope it will help the reader und- stand the many important and interesting topics surrounding hardware verification. Yoav Hollander Founder and CTO, Verisity Inc. Preface This book provides a detailed coverage of the e hardware verification language (HVL), state of the art verification methodologies, and the use of e HVL as a facilitating verification tool in implementing a state of the art verification environment. It includes comprehensive descriptions of the new concepts introduced by the e language, e language syntax, and its as- ciated semantics. This book also describes the architectural views and requirements of verifi- tion environments (randomly generated environments, coverage driven verification environments, etc. ), verification blocks in the architectural views (i. e. generators, initiators, c- lectors, checkers, monitors, coverage definitions, etc. ) and their implementations using the e HVL. Moreover, the e Reuse Methodology (eRM), the motivation for defining such a gui- line, and step-by-step instructions for building an eRM compliant e Verification Component (eVC) are also discussed.


The e Hardware Verification Language Related Books

The e Hardware Verification Language
Language: en
Pages: 349
Authors: Sasan Iman
Categories: Computers
Type: BOOK - Published: 2007-05-08 - Publisher: Springer Science & Business Media

DOWNLOAD EBOOK

I am glad to see this new book on the e language and on verification. I am especially glad to see a description of the e Reuse Methodology (eRM). The main goal
Verification Plans
Language: en
Pages: 241
Authors: Peet James
Categories: Technology & Engineering
Type: BOOK - Published: 2011-06-28 - Publisher: Springer Science & Business Media

DOWNLOAD EBOOK

Verification isjob one in today's modem design process. Statistics tell us that the verification process takes up a majority of the overall work. Chips that com
Hardware Verification with C++
Language: en
Pages: 351
Authors: Mike Mintz
Categories: Technology & Engineering
Type: BOOK - Published: 2006-12-11 - Publisher: Springer Science & Business Media

DOWNLOAD EBOOK

Describes a small verification library with a concentration on user adaptability such as re-useable components, portable Intellectual Property, and co-verificat
SystemVerilog for Verification
Language: en
Pages: 500
Authors: Chris Spear
Categories: Technology & Engineering
Type: BOOK - Published: 2012-02-14 - Publisher: Springer Science & Business Media

DOWNLOAD EBOOK

Based on the highly successful second edition, this extended edition of SystemVerilog for Verification: A Guide to Learning the Testbench Language Features teac
Hardware Verification with System Verilog
Language: en
Pages: 324
Authors: Mike Mintz
Categories: Technology & Engineering
Type: BOOK - Published: 2007-05-03 - Publisher: Springer Science & Business Media

DOWNLOAD EBOOK

Verification is increasingly complex, and SystemVerilog is one of the languages that the verification community is turning to. However, no language by itself ca